术语 | bus transceiver |
释义 | bus transceiver 总线收发器;[汇流排收发机] Refers to a type of high performance low-power Schottky circuit that is intended for bipolar or MOS microprocessor applications. Such devices typically consist of four Dtype edge-triggered flip-flops with a builtin two-input multiplexer on each. 专指一种高性能、低功耗肖特基线路。它是专门为双极型和MOS型微处理器设计的。 典型的总线收发器由四个边缘触发的D触发器组成,每个触发器都带有双输入的多路开关。 |
随便看 |
|
计算机英汉双解词典包含21137条计算机术语英汉翻译词条,基本涵盖了全部常用计算机术语的翻译及用法,是计算机学习及翻译工作的有利工具。